Skip to content

Workspace

/ mor1kx /
.git
.github/workflows
.Xil
bench
doc
rtl/verilog
.gitignoreJul 7, 2026, 5:13:04 AM6 B
build_digilent_arty_a7_100t.tclJul 7, 2026, 5:13:10 AM6.50 KiB
clockInfo.txtJul 7, 2026, 5:15:16 AM375 B
digilent_arty_a7_100t.bitJul 7, 2026, 5:16:34 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 7, 2026, 5:15:30 AM21.62 KiB
digilent_arty_a7_control_sets.rptJul 7, 2026, 5:15:29 AM44.83 KiB
digilent_arty_a7_drc.rptJul 7, 2026, 5:16:11 AM9.56 KiB
digilent_arty_a7_io.rptJul 7, 2026, 5:15:29 AM96.81 KiB
digilent_arty_a7_power.rptJul 7, 2026, 5:16:14 AM8.90 KiB
digilent_arty_a7_route_status.rptJul 7, 2026, 5:16:10 AM651 B
digilent_arty_a7_timing.rptJul 7, 2026, 5:16:12 AM22.75 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 7, 2026, 5:15:28 AM13.56 KiB
digilent_arty_a7_utilization_place.rptJul 7, 2026, 5:15:29 AM11.30 KiB
JenkinsfileJul 7, 2026, 5:13:04 AM1.93 KiB
LICENSEJul 7, 2026, 5:13:04 AM14.20 KiB
mor1kx.coreJul 7, 2026, 5:13:04 AM6.35 KiB
processor_ci_defines.vhJul 7, 2026, 5:13:10 AM300 B
README.mdJul 7, 2026, 5:13:04 AM10.33 KiB