<<<
:sectnums:
== Legal

// ####################################################################################################################
:sectnums!:
=== About

==========================
**The NEORV32 RISC-V Processor** +
https://github.com/stnolting/neorv32 +
Stephan Nolting, M.Sc. +
stnolting[ät]gmail[dot]com +
European Union, Germany
==========================

:sectnums!:
=== DOI

This project provides a _digital object identifier (DOI)_ provided by https://zenodo.org[zenodo]:
https://doi.org/10.5281/zenodo.5018888


// ####################################################################################################################
:sectnums!:
=== License

**BSD 3-Clause License**

Copyright (c) NEORV32 contributors. +
Copyright (c) 2020 - 2026, Stephan Nolting. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that
the following conditions are met:

. Redistributions of source code must retain the above copyright notice, this list of conditions and the
following disclaimer.
. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and
the following disclaimer in the documentation and/or other materials provided with the distribution.
. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or
promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.

.SPDX Identifier
[NOTE]
`SPDX-License-Identifier: BSD-3-Clause`


<<<
// ####################################################################################################################
:sectnums!:
=== Proprietary Notice

* "GitHub" is a subsidiary of Microsoft Corporation.
* "Vivado" and "Artix" are trademarks of AMD Inc.
* "ARM", "AMBA", "AXI", "AXI4", "AXI4-Lite" and "AXI4-Stream" are trademarks of Arm Holdings plc.
* "ModelSim" is a trademark of Mentor Graphics – A Siemens Business.
* "Quartus [Prime]" and "Cyclone" are trademarks of Intel Corporation.
* "iCE40", "UltraPlus" and "Radiant" are trademarks of Lattice Semiconductor Corporation.
* "GateMate" is a trademark of Cologne Chip AG.
* "Windows" is a trademark of Microsoft Corporation.
* "Tera Term" copyright by T. Teranishi.
* "NeoPixel" is a trademark of Adafruit Industries.
* "Segger Embedded Studio" and "J-Link" are trademarks of Segger Microcontroller Systems GmbH.
* Images/figures made with _Microsoft Power Point_.
* Diagrams made with _WaveDrom_.
* Documentation made with `asciidoctor`.

All further/unreferenced projects/products/brands belong to their according copyright holders.
No copyright infringement intended.

:sectnums!:
=== Disclaimer

This project is released under the BSD 3-Clause license. NO COPYRIGHT INFRINGEMENT INTENDED.
Other implied or used projects/sources might have different licensing – see their according
documentation for more information.

:sectnums!:
=== Limitation of Liability for External Links

This document contains links to the websites of third parties ("external links"). As the content of these websites
is not under our control, we cannot assume any liability for such external content. In all cases, the provider of
information of the linked websites is liable for the content and accuracy of the information provided. At the
point in time when the links were placed, no infringements of the law were recognizable to us. As soon as an
infringement of the law becomes known to us, we will immediately remove the link in question.

:sectnums!:
=== Acknowledgments

**A big shout-out to the community and all the https://github.com/stnolting/neorv32/graphs/contributors[contributors],
who helped improving this project! This project would not be where it is without them. ❤️**

https://riscv.org[RISC-V] - instruction sets want to be free!

Continuous integration provided by https://github.com/features/actions[GitHub Actions]
and powered by https://github.com/ghdl/ghdl[GHDL].
