Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreJul 4, 2026, 4:18:30 AM34 B
.gitlab-ci.ymlJul 4, 2026, 4:18:30 AM2.53 KiB
build_digilent_arty_a7_100t.tclJul 4, 2026, 4:26:37 AM5.17 KiB
clockInfo.txtJul 4, 2026, 4:27:36 AM375 B
create-archive.pyJul 4, 2026, 4:18:30 AM1.54 KiB
digilent_arty_a7_100t.bitJul 4, 2026, 4:28:33 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 4, 2026, 4:27:41 AM16.56 KiB
digilent_arty_a7_control_sets.rptJul 4, 2026, 4:27:40 AM12.95 KiB
digilent_arty_a7_drc.rptJul 4, 2026, 4:28:14 AM2.34 KiB
digilent_arty_a7_io.rptJul 4, 2026, 4:27:40 AM96.81 KiB
digilent_arty_a7_power.rptJul 4, 2026, 4:28:15 AM8.59 KiB
digilent_arty_a7_route_status.rptJul 4, 2026, 4:28:13 AM651 B
digilent_arty_a7_timing.rptJul 4, 2026, 4:28:14 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 4, 2026, 4:27:40 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJul 4, 2026, 4:27:40 AM10.57 KiB
generate-scripts.pyJul 4, 2026, 4:18:30 AM2.37 KiB
ips_list.ymlJul 4, 2026, 4:18:30 AM1.24 KiB
LICENSEJul 4, 2026, 4:18:30 AM10.15 KiB
processor_ci_defines.vhJul 4, 2026, 4:26:37 AM300 B
README.mdJul 4, 2026, 4:18:30 AM7.75 KiB
update-ips.pyJul 4, 2026, 4:18:30 AM2.87 KiB