Skip to content

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreJul 6, 2026, 4:18:29 AM34 B
.gitlab-ci.ymlJul 6, 2026, 4:18:29 AM2.53 KiB
build_digilent_arty_a7_100t.tclJul 6, 2026, 4:25:36 AM5.17 KiB
create-archive.pyJul 6, 2026, 4:18:29 AM1.54 KiB
generate-scripts.pyJul 6, 2026, 4:18:29 AM2.37 KiB
ips_list.ymlJul 6, 2026, 4:18:29 AM1.24 KiB
LICENSEJul 6, 2026, 4:18:29 AM10.15 KiB
processor_ci_defines.vhJul 6, 2026, 4:25:36 AM300 B
README.mdJul 6, 2026, 4:18:29 AM7.75 KiB
update-ips.pyJul 6, 2026, 4:18:29 AM2.87 KiB