Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreAug 25, 2026, 4:18:30 AM34 B
.gitlab-ci.ymlAug 25, 2026, 4:18:30 AM2.53 KiB
build_digilent_arty_a7_100t.tclAug 25, 2026, 4:25:38 AM5.17 KiB
clockInfo.txtAug 25, 2026, 4:26:36 AM375 B
create-archive.pyAug 25, 2026, 4:18:30 AM1.54 KiB
digilent_arty_a7_100t.bitAug 25, 2026, 4:27:32 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 25, 2026, 4:26:40 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 25, 2026, 4:26:40 AM12.95 KiB
digilent_arty_a7_drc.rptAug 25, 2026, 4:27:11 AM2.34 KiB
digilent_arty_a7_io.rptAug 25, 2026, 4:26:40 AM96.81 KiB
digilent_arty_a7_power.rptAug 25, 2026, 4:27:12 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 25, 2026, 4:27:10 AM651 B
digilent_arty_a7_timing.rptAug 25, 2026, 4:27:11 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 25, 2026, 4:26:39 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 25, 2026, 4:26:39 AM10.57 KiB
generate-scripts.pyAug 25, 2026, 4:18:30 AM2.37 KiB
ips_list.ymlAug 25, 2026, 4:18:30 AM1.24 KiB
LICENSEAug 25, 2026, 4:18:30 AM10.15 KiB
processor_ci_defines.vhAug 25, 2026, 4:25:38 AM300 B
README.mdAug 25, 2026, 4:18:30 AM7.75 KiB
update-ips.pyAug 25, 2026, 4:18:30 AM2.87 KiB