Skip to content

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreAug 31, 2026, 4:18:46 AM34 B
.gitlab-ci.ymlAug 31, 2026, 4:18:46 AM2.53 KiB
build_digilent_arty_a7_100t.tclAug 31, 2026, 4:25:54 AM5.17 KiB
clockInfo.txtAug 31, 2026, 4:26:52 AM375 B
create-archive.pyAug 31, 2026, 4:18:46 AM1.54 KiB
digilent_arty_a7_100t.bitAug 31, 2026, 4:27:47 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 31, 2026, 4:26:57 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 31, 2026, 4:26:56 AM12.95 KiB
digilent_arty_a7_drc.rptAug 31, 2026, 4:27:28 AM2.34 KiB
digilent_arty_a7_io.rptAug 31, 2026, 4:26:56 AM96.81 KiB
digilent_arty_a7_power.rptAug 31, 2026, 4:27:29 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 31, 2026, 4:27:27 AM651 B
digilent_arty_a7_timing.rptAug 31, 2026, 4:27:29 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 31, 2026, 4:26:56 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 31, 2026, 4:26:56 AM10.57 KiB
generate-scripts.pyAug 31, 2026, 4:18:46 AM2.37 KiB
ips_list.ymlAug 31, 2026, 4:18:46 AM1.24 KiB
LICENSEAug 31, 2026, 4:18:46 AM10.15 KiB
processor_ci_defines.vhAug 31, 2026, 4:25:54 AM300 B
README.mdAug 31, 2026, 4:18:46 AM7.75 KiB
update-ips.pyAug 31, 2026, 4:18:46 AM2.87 KiB