Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreJun 25, 2026, 4:19:25 AM34 B
.gitlab-ci.ymlJun 25, 2026, 4:19:25 AM2.53 KiB
build_digilent_arty_a7_100t.tclJun 25, 2026, 4:26:18 AM5.17 KiB
clockInfo.txtJun 25, 2026, 4:27:15 AM375 B
create-archive.pyJun 25, 2026, 4:19:25 AM1.54 KiB
digilent_arty_a7_100t.bitJun 25, 2026, 4:28:10 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJun 25, 2026, 4:27:19 AM16.56 KiB
digilent_arty_a7_control_sets.rptJun 25, 2026, 4:27:19 AM12.95 KiB
digilent_arty_a7_drc.rptJun 25, 2026, 4:27:51 AM2.34 KiB
digilent_arty_a7_io.rptJun 25, 2026, 4:27:19 AM96.81 KiB
digilent_arty_a7_power.rptJun 25, 2026, 4:27:51 AM8.59 KiB
digilent_arty_a7_route_status.rptJun 25, 2026, 4:27:50 AM651 B
digilent_arty_a7_timing.rptJun 25, 2026, 4:27:51 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJun 25, 2026, 4:27:19 AM3.22 KiB
digilent_arty_a7_utilization_place.rptJun 25, 2026, 4:27:19 AM10.57 KiB
generate-scripts.pyJun 25, 2026, 4:19:25 AM2.37 KiB
ips_list.ymlJun 25, 2026, 4:19:25 AM1.24 KiB
LICENSEJun 25, 2026, 4:19:25 AM10.15 KiB
processor_ci_defines.vhJun 25, 2026, 4:26:18 AM300 B
README.mdJun 25, 2026, 4:19:25 AM7.75 KiB
update-ips.pyJun 25, 2026, 4:19:25 AM2.87 KiB