Skip to content
[Jenkins]Jenkins
log in

Workspace

/ pulpino /
.git
.Xil
ci
doc
fpga
ips
rtl
sw
tb
vsim
.gitignoreAug 26, 2026, 4:18:45 AM34 B
.gitlab-ci.ymlAug 26, 2026, 4:18:45 AM2.53 KiB
build_digilent_arty_a7_100t.tclAug 26, 2026, 4:25:52 AM5.17 KiB
clockInfo.txtAug 26, 2026, 4:26:50 AM375 B
create-archive.pyAug 26, 2026, 4:18:45 AM1.54 KiB
digilent_arty_a7_100t.bitAug 26, 2026, 4:27:44 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 26, 2026, 4:26:54 AM16.56 KiB
digilent_arty_a7_control_sets.rptAug 26, 2026, 4:26:54 AM12.95 KiB
digilent_arty_a7_drc.rptAug 26, 2026, 4:27:25 AM2.34 KiB
digilent_arty_a7_io.rptAug 26, 2026, 4:26:54 AM96.81 KiB
digilent_arty_a7_power.rptAug 26, 2026, 4:27:26 AM8.59 KiB
digilent_arty_a7_route_status.rptAug 26, 2026, 4:27:24 AM651 B
digilent_arty_a7_timing.rptAug 26, 2026, 4:27:26 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 26, 2026, 4:26:53 AM3.22 KiB
digilent_arty_a7_utilization_place.rptAug 26, 2026, 4:26:54 AM10.57 KiB
generate-scripts.pyAug 26, 2026, 4:18:45 AM2.37 KiB
ips_list.ymlAug 26, 2026, 4:18:45 AM1.24 KiB
LICENSEAug 26, 2026, 4:18:45 AM10.15 KiB
processor_ci_defines.vhAug 26, 2026, 4:25:52 AM300 B
README.mdAug 26, 2026, 4:18:45 AM7.75 KiB
update-ips.pyAug 26, 2026, 4:18:45 AM2.87 KiB