Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesJul 18, 2026, 1:18:03 AM66 B
build_digilent_arty_a7_100t.tclJul 18, 2026, 1:18:44 AM3.39 KiB
clockInfo.txtJul 18, 2026, 1:20:47 AM375 B
diagram.pngJul 18, 2026, 1:18:03 AM57.29 KiB
digilent_arty_a7_100t.bitJul 18, 2026, 1:22:05 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 18, 2026, 1:20:59 AM23.58 KiB
digilent_arty_a7_control_sets.rptJul 18, 2026, 1:20:58 AM26.53 KiB
digilent_arty_a7_drc.rptJul 18, 2026, 1:21:42 AM2.34 KiB
digilent_arty_a7_io.rptJul 18, 2026, 1:20:58 AM96.81 KiB
digilent_arty_a7_power.rptJul 18, 2026, 1:21:45 AM9.05 KiB
digilent_arty_a7_route_status.rptJul 18, 2026, 1:21:41 AM651 B
digilent_arty_a7_timing.rptJul 18, 2026, 1:21:43 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 18, 2026, 1:20:58 AM6.36 KiB
digilent_arty_a7_utilization_place.rptJul 18, 2026, 1:20:58 AM10.65 KiB
LICENSEJul 18, 2026, 1:18:03 AM11.06 KiB
processor_ci_defines.vhJul 18, 2026, 1:18:44 AM300 B
README.mdJul 18, 2026, 1:18:03 AM3.88 KiB