Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesJul 30, 2026, 1:18:05 AM66 B
build_digilent_arty_a7_100t.tclJul 30, 2026, 1:19:01 AM3.39 KiB
clockInfo.txtJul 30, 2026, 1:21:09 AM375 B
diagram.pngJul 30, 2026, 1:18:05 AM57.29 KiB
digilent_arty_a7_100t.bitJul 30, 2026, 1:22:30 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 30, 2026, 1:21:21 AM23.58 KiB
digilent_arty_a7_control_sets.rptJul 30, 2026, 1:21:20 AM26.53 KiB
digilent_arty_a7_drc.rptJul 30, 2026, 1:22:06 AM2.34 KiB
digilent_arty_a7_io.rptJul 30, 2026, 1:21:20 AM96.81 KiB
digilent_arty_a7_power.rptJul 30, 2026, 1:22:09 AM9.05 KiB
digilent_arty_a7_route_status.rptJul 30, 2026, 1:22:04 AM651 B
digilent_arty_a7_timing.rptJul 30, 2026, 1:22:07 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 30, 2026, 1:21:20 AM6.36 KiB
digilent_arty_a7_utilization_place.rptJul 30, 2026, 1:21:20 AM10.65 KiB
LICENSEJul 30, 2026, 1:18:05 AM11.06 KiB
processor_ci_defines.vhJul 30, 2026, 1:19:01 AM300 B
README.mdJul 30, 2026, 1:18:05 AM3.88 KiB