Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesAug 3, 2026, 1:18:05 AM66 B
build_digilent_arty_a7_100t.tclAug 3, 2026, 1:19:01 AM3.39 KiB
clockInfo.txtAug 3, 2026, 1:21:05 AM375 B
diagram.pngAug 3, 2026, 1:18:05 AM57.29 KiB
digilent_arty_a7_100t.bitAug 3, 2026, 1:22:22 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 3, 2026, 1:21:18 AM23.58 KiB
digilent_arty_a7_control_sets.rptAug 3, 2026, 1:21:17 AM26.53 KiB
digilent_arty_a7_drc.rptAug 3, 2026, 1:21:59 AM2.34 KiB
digilent_arty_a7_io.rptAug 3, 2026, 1:21:17 AM96.81 KiB
digilent_arty_a7_power.rptAug 3, 2026, 1:22:01 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 3, 2026, 1:21:58 AM651 B
digilent_arty_a7_timing.rptAug 3, 2026, 1:22:00 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 3, 2026, 1:21:17 AM6.36 KiB
digilent_arty_a7_utilization_place.rptAug 3, 2026, 1:21:17 AM10.65 KiB
LICENSEAug 3, 2026, 1:18:05 AM11.06 KiB
processor_ci_defines.vhAug 3, 2026, 1:19:01 AM300 B
README.mdAug 3, 2026, 1:18:05 AM3.88 KiB