Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesAug 4, 2026, 1:18:03 AM66 B
build_digilent_arty_a7_100t.tclAug 4, 2026, 1:18:46 AM3.39 KiB
clockInfo.txtAug 4, 2026, 1:20:48 AM375 B
diagram.pngAug 4, 2026, 1:18:03 AM57.29 KiB
digilent_arty_a7_100t.bitAug 4, 2026, 1:22:04 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 4, 2026, 1:21:00 AM23.58 KiB
digilent_arty_a7_control_sets.rptAug 4, 2026, 1:20:59 AM26.53 KiB
digilent_arty_a7_drc.rptAug 4, 2026, 1:21:41 AM2.34 KiB
digilent_arty_a7_io.rptAug 4, 2026, 1:20:59 AM96.81 KiB
digilent_arty_a7_power.rptAug 4, 2026, 1:21:43 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 4, 2026, 1:21:39 AM651 B
digilent_arty_a7_timing.rptAug 4, 2026, 1:21:42 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 4, 2026, 1:20:58 AM6.36 KiB
digilent_arty_a7_utilization_place.rptAug 4, 2026, 1:20:59 AM10.65 KiB
LICENSEAug 4, 2026, 1:18:03 AM11.06 KiB
processor_ci_defines.vhAug 4, 2026, 1:18:46 AM300 B
README.mdAug 4, 2026, 1:18:03 AM3.88 KiB