Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesAug 2, 2026, 1:18:04 AM66 B
build_digilent_arty_a7_100t.tclAug 2, 2026, 1:18:46 AM3.39 KiB
clockInfo.txtAug 2, 2026, 1:20:50 AM375 B
diagram.pngAug 2, 2026, 1:18:04 AM57.29 KiB
digilent_arty_a7_100t.bitAug 2, 2026, 1:22:06 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 2, 2026, 1:21:03 AM23.58 KiB
digilent_arty_a7_control_sets.rptAug 2, 2026, 1:21:02 AM26.53 KiB
digilent_arty_a7_drc.rptAug 2, 2026, 1:21:44 AM2.34 KiB
digilent_arty_a7_io.rptAug 2, 2026, 1:21:02 AM96.81 KiB
digilent_arty_a7_power.rptAug 2, 2026, 1:21:46 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 2, 2026, 1:21:42 AM651 B
digilent_arty_a7_timing.rptAug 2, 2026, 1:21:44 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 2, 2026, 1:21:01 AM6.36 KiB
digilent_arty_a7_utilization_place.rptAug 2, 2026, 1:21:01 AM10.65 KiB
LICENSEAug 2, 2026, 1:18:04 AM11.06 KiB
processor_ci_defines.vhAug 2, 2026, 1:18:46 AM300 B
README.mdAug 2, 2026, 1:18:04 AM3.88 KiB