Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesAug 1, 2026, 1:18:04 AM66 B
build_digilent_arty_a7_100t.tclAug 1, 2026, 1:18:44 AM3.39 KiB
clockInfo.txtAug 1, 2026, 1:20:49 AM375 B
diagram.pngAug 1, 2026, 1:18:05 AM57.29 KiB
digilent_arty_a7_100t.bitAug 1, 2026, 1:22:09 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 1, 2026, 1:21:04 AM23.58 KiB
digilent_arty_a7_control_sets.rptAug 1, 2026, 1:21:02 AM26.53 KiB
digilent_arty_a7_drc.rptAug 1, 2026, 1:21:46 AM2.34 KiB
digilent_arty_a7_io.rptAug 1, 2026, 1:21:02 AM96.81 KiB
digilent_arty_a7_power.rptAug 1, 2026, 1:21:48 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 1, 2026, 1:21:45 AM651 B
digilent_arty_a7_timing.rptAug 1, 2026, 1:21:47 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 1, 2026, 1:21:02 AM6.36 KiB
digilent_arty_a7_utilization_place.rptAug 1, 2026, 1:21:02 AM10.65 KiB
LICENSEAug 1, 2026, 1:18:05 AM11.06 KiB
processor_ci_defines.vhAug 1, 2026, 1:18:44 AM300 B
README.mdAug 1, 2026, 1:18:05 AM3.88 KiB