Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesSep 5, 2026, 1:18:04 AM66 B
build_digilent_arty_a7_100t.tclSep 5, 2026, 1:18:46 AM3.39 KiB
clockInfo.txtSep 5, 2026, 1:20:48 AM375 B
diagram.pngSep 5, 2026, 1:18:04 AM57.29 KiB
digilent_arty_a7_100t.bitSep 5, 2026, 1:22:04 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 5, 2026, 1:21:01 AM23.58 KiB
digilent_arty_a7_control_sets.rptSep 5, 2026, 1:21:00 AM26.53 KiB
digilent_arty_a7_drc.rptSep 5, 2026, 1:21:42 AM2.34 KiB
digilent_arty_a7_io.rptSep 5, 2026, 1:21:00 AM96.81 KiB
digilent_arty_a7_power.rptSep 5, 2026, 1:21:44 AM9.05 KiB
digilent_arty_a7_route_status.rptSep 5, 2026, 1:21:40 AM651 B
digilent_arty_a7_timing.rptSep 5, 2026, 1:21:43 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 5, 2026, 1:21:00 AM6.36 KiB
digilent_arty_a7_utilization_place.rptSep 5, 2026, 1:21:00 AM10.65 KiB
LICENSESep 5, 2026, 1:18:04 AM11.06 KiB
processor_ci_defines.vhSep 5, 2026, 1:18:46 AM300 B
README.mdSep 5, 2026, 1:18:04 AM3.88 KiB