Skip to content
[Jenkins]Jenkins
log in

Workspace

/ rv3n /
.git
.Xil
build
FPGA
rtl
sim
testbench
.gitattributesApr 15, 2026, 1:18:03 AM66 B
build_digilent_arty_a7_100t.tclApr 15, 2026, 1:18:37 AM3.39 KiB
clockInfo.txtApr 15, 2026, 1:20:39 AM375 B
diagram.pngApr 15, 2026, 1:18:03 AM57.29 KiB
digilent_arty_a7_100t.bitApr 15, 2026, 1:21:48 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 15, 2026, 1:20:52 AM23.58 KiB
digilent_arty_a7_control_sets.rptApr 15, 2026, 1:20:51 AM26.53 KiB
digilent_arty_a7_drc.rptApr 15, 2026, 1:21:33 AM2.34 KiB
digilent_arty_a7_io.rptApr 15, 2026, 1:20:51 AM96.81 KiB
digilent_arty_a7_power.rptApr 15, 2026, 1:21:35 AM9.05 KiB
digilent_arty_a7_route_status.rptApr 15, 2026, 1:21:31 AM651 B
digilent_arty_a7_timing.rptApr 15, 2026, 1:21:33 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 15, 2026, 1:20:50 AM6.36 KiB
digilent_arty_a7_utilization_place.rptApr 15, 2026, 1:20:51 AM10.65 KiB
LICENSEApr 15, 2026, 1:18:03 AM11.06 KiB
processor_ci_defines.vhApr 15, 2026, 1:18:37 AM300 B
README.mdApr 15, 2026, 1:18:03 AM3.88 KiB