Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 12, 2026, 2:41:57 AM30 B
build_digilent_arty_a7_100t.tclJul 12, 2026, 2:44:19 AM3.30 KiB
clockInfo.txtJul 12, 2026, 2:45:45 AM375 B
digilent_arty_a7_100t.bitJul 12, 2026, 2:46:54 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 12, 2026, 2:45:54 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 12, 2026, 2:45:54 AM18.90 KiB
digilent_arty_a7_drc.rptJul 12, 2026, 2:46:32 AM9.43 KiB
digilent_arty_a7_io.rptJul 12, 2026, 2:45:54 AM96.81 KiB
digilent_arty_a7_power.rptJul 12, 2026, 2:46:34 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 12, 2026, 2:46:31 AM651 B
digilent_arty_a7_timing.rptJul 12, 2026, 2:46:33 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 12, 2026, 2:45:54 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 12, 2026, 2:45:54 AM10.74 KiB
LICENSEJul 12, 2026, 2:41:57 AM11.09 KiB
processor_ci_defines.vhJul 12, 2026, 2:44:19 AM300 B
README.mdJul 12, 2026, 2:41:57 AM9.81 KiB
simulation.outJul 12, 2026, 2:41:59 AM201.33 KiB