Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreAug 24, 2026, 2:41:58 AM30 B
build_digilent_arty_a7_100t.tclAug 24, 2026, 2:44:36 AM3.30 KiB
clockInfo.txtAug 24, 2026, 2:46:00 AM375 B
digilent_arty_a7_100t.bitAug 24, 2026, 2:47:09 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 24, 2026, 2:46:10 AM22.33 KiB
digilent_arty_a7_control_sets.rptAug 24, 2026, 2:46:09 AM18.90 KiB
digilent_arty_a7_drc.rptAug 24, 2026, 2:46:48 AM9.43 KiB
digilent_arty_a7_io.rptAug 24, 2026, 2:46:09 AM96.81 KiB
digilent_arty_a7_power.rptAug 24, 2026, 2:46:49 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 24, 2026, 2:46:46 AM651 B
digilent_arty_a7_timing.rptAug 24, 2026, 2:46:48 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 24, 2026, 2:46:09 AM7.30 KiB
digilent_arty_a7_utilization_place.rptAug 24, 2026, 2:46:09 AM10.74 KiB
LICENSEAug 24, 2026, 2:41:58 AM11.09 KiB
processor_ci_defines.vhAug 24, 2026, 2:44:36 AM300 B
README.mdAug 24, 2026, 2:41:58 AM9.81 KiB
simulation.outAug 24, 2026, 2:42:00 AM201.33 KiB