Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 5, 2026, 2:42:00 AM30 B
build_digilent_arty_a7_100t.tclJul 5, 2026, 2:44:20 AM3.30 KiB
clockInfo.txtJul 5, 2026, 2:45:46 AM375 B
digilent_arty_a7_100t.bitJul 5, 2026, 2:47:00 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 5, 2026, 2:45:57 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 5, 2026, 2:45:56 AM18.90 KiB
digilent_arty_a7_drc.rptJul 5, 2026, 2:46:38 AM9.43 KiB
digilent_arty_a7_io.rptJul 5, 2026, 2:45:56 AM96.81 KiB
digilent_arty_a7_power.rptJul 5, 2026, 2:46:40 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 5, 2026, 2:46:37 AM651 B
digilent_arty_a7_timing.rptJul 5, 2026, 2:46:39 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 5, 2026, 2:45:55 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 5, 2026, 2:45:56 AM10.74 KiB
LICENSEJul 5, 2026, 2:42:00 AM11.09 KiB
processor_ci_defines.vhJul 5, 2026, 2:44:20 AM300 B
README.mdJul 5, 2026, 2:42:00 AM9.81 KiB
simulation.outJul 5, 2026, 2:42:03 AM201.33 KiB