Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreSep 5, 2026, 2:41:43 AM30 B
build_digilent_arty_a7_100t.tclSep 5, 2026, 2:44:05 AM3.30 KiB
clockInfo.txtSep 5, 2026, 2:45:29 AM375 B
digilent_arty_a7_100t.bitSep 5, 2026, 2:46:38 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 5, 2026, 2:45:39 AM22.33 KiB
digilent_arty_a7_control_sets.rptSep 5, 2026, 2:45:38 AM18.90 KiB
digilent_arty_a7_drc.rptSep 5, 2026, 2:46:17 AM9.43 KiB
digilent_arty_a7_io.rptSep 5, 2026, 2:45:38 AM96.81 KiB
digilent_arty_a7_power.rptSep 5, 2026, 2:46:18 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 5, 2026, 2:46:15 AM651 B
digilent_arty_a7_timing.rptSep 5, 2026, 2:46:17 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 5, 2026, 2:45:38 AM7.30 KiB
digilent_arty_a7_utilization_place.rptSep 5, 2026, 2:45:38 AM10.74 KiB
LICENSESep 5, 2026, 2:41:43 AM11.09 KiB
processor_ci_defines.vhSep 5, 2026, 2:44:05 AM300 B
README.mdSep 5, 2026, 2:41:43 AM9.81 KiB
simulation.outSep 5, 2026, 2:41:45 AM201.33 KiB