Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 4, 2026, 2:42:11 AM30 B
build_digilent_arty_a7_100t.tclJul 4, 2026, 2:44:33 AM3.30 KiB
clockInfo.txtJul 4, 2026, 2:45:59 AM375 B
digilent_arty_a7_100t.bitJul 4, 2026, 2:47:09 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 4, 2026, 2:46:09 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 4, 2026, 2:46:08 AM18.90 KiB
digilent_arty_a7_drc.rptJul 4, 2026, 2:46:47 AM9.43 KiB
digilent_arty_a7_io.rptJul 4, 2026, 2:46:08 AM96.81 KiB
digilent_arty_a7_power.rptJul 4, 2026, 2:46:49 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 4, 2026, 2:46:46 AM651 B
digilent_arty_a7_timing.rptJul 4, 2026, 2:46:48 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 4, 2026, 2:46:08 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 4, 2026, 2:46:08 AM10.74 KiB
LICENSEJul 4, 2026, 2:42:11 AM11.09 KiB
processor_ci_defines.vhJul 4, 2026, 2:44:33 AM300 B
README.mdJul 4, 2026, 2:42:11 AM9.81 KiB
simulation.outJul 4, 2026, 2:42:13 AM201.33 KiB