Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 15, 2026, 2:41:50 AM30 B
build_digilent_arty_a7_100t.tclJul 15, 2026, 2:44:14 AM3.30 KiB
clockInfo.txtJul 15, 2026, 2:45:37 AM375 B
digilent_arty_a7_100t.bitJul 15, 2026, 2:46:46 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 15, 2026, 2:45:48 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 15, 2026, 2:45:47 AM18.90 KiB
digilent_arty_a7_drc.rptJul 15, 2026, 2:46:25 AM9.43 KiB
digilent_arty_a7_io.rptJul 15, 2026, 2:45:47 AM96.81 KiB
digilent_arty_a7_power.rptJul 15, 2026, 2:46:27 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 15, 2026, 2:46:24 AM651 B
digilent_arty_a7_timing.rptJul 15, 2026, 2:46:26 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 15, 2026, 2:45:47 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 15, 2026, 2:45:47 AM10.74 KiB
LICENSEJul 15, 2026, 2:41:50 AM11.09 KiB
processor_ci_defines.vhJul 15, 2026, 2:44:14 AM300 B
README.mdJul 15, 2026, 2:41:50 AM9.81 KiB
simulation.outJul 15, 2026, 2:41:52 AM201.33 KiB