Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreSep 1, 2026, 2:42:24 AM30 B
build_digilent_arty_a7_100t.tclSep 1, 2026, 2:44:46 AM3.30 KiB
clockInfo.txtSep 1, 2026, 2:46:13 AM375 B
digilent_arty_a7_100t.bitSep 1, 2026, 2:47:23 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 1, 2026, 2:46:23 AM22.33 KiB
digilent_arty_a7_control_sets.rptSep 1, 2026, 2:46:22 AM18.90 KiB
digilent_arty_a7_drc.rptSep 1, 2026, 2:47:01 AM9.43 KiB
digilent_arty_a7_io.rptSep 1, 2026, 2:46:22 AM96.81 KiB
digilent_arty_a7_power.rptSep 1, 2026, 2:47:03 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 1, 2026, 2:47:00 AM651 B
digilent_arty_a7_timing.rptSep 1, 2026, 2:47:02 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 1, 2026, 2:46:22 AM7.30 KiB
digilent_arty_a7_utilization_place.rptSep 1, 2026, 2:46:22 AM10.74 KiB
LICENSESep 1, 2026, 2:42:24 AM11.09 KiB
processor_ci_defines.vhSep 1, 2026, 2:44:46 AM300 B
README.mdSep 1, 2026, 2:42:24 AM9.81 KiB
simulation.outSep 1, 2026, 2:42:25 AM201.33 KiB