Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreSep 9, 2026, 2:42:05 AM30 B
build_digilent_arty_a7_100t.tclSep 9, 2026, 2:44:26 AM3.30 KiB
clockInfo.txtSep 9, 2026, 2:45:50 AM375 B
digilent_arty_a7_100t.bitSep 9, 2026, 2:46:59 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 9, 2026, 2:46:00 AM22.33 KiB
digilent_arty_a7_control_sets.rptSep 9, 2026, 2:45:59 AM18.90 KiB
digilent_arty_a7_drc.rptSep 9, 2026, 2:46:38 AM9.43 KiB
digilent_arty_a7_io.rptSep 9, 2026, 2:45:59 AM96.81 KiB
digilent_arty_a7_power.rptSep 9, 2026, 2:46:39 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 9, 2026, 2:46:36 AM651 B
digilent_arty_a7_timing.rptSep 9, 2026, 2:46:38 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 9, 2026, 2:45:59 AM7.30 KiB
digilent_arty_a7_utilization_place.rptSep 9, 2026, 2:45:59 AM10.74 KiB
LICENSESep 9, 2026, 2:42:05 AM11.09 KiB
processor_ci_defines.vhSep 9, 2026, 2:44:26 AM300 B
README.mdSep 9, 2026, 2:42:05 AM9.81 KiB
simulation.outSep 9, 2026, 2:42:07 AM201.33 KiB