Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 18, 2026, 2:42:34 AM30 B
build_digilent_arty_a7_100t.tclJul 18, 2026, 2:44:56 AM3.30 KiB
clockInfo.txtJul 18, 2026, 2:46:24 AM375 B
digilent_arty_a7_100t.bitJul 18, 2026, 2:47:37 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 18, 2026, 2:46:35 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 18, 2026, 2:46:34 AM18.90 KiB
digilent_arty_a7_drc.rptJul 18, 2026, 2:47:15 AM9.43 KiB
digilent_arty_a7_io.rptJul 18, 2026, 2:46:34 AM96.81 KiB
digilent_arty_a7_power.rptJul 18, 2026, 2:47:17 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 18, 2026, 2:47:14 AM651 B
digilent_arty_a7_timing.rptJul 18, 2026, 2:47:16 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 18, 2026, 2:46:34 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 18, 2026, 2:46:34 AM10.74 KiB
LICENSEJul 18, 2026, 2:42:34 AM11.09 KiB
processor_ci_defines.vhJul 18, 2026, 2:44:56 AM300 B
README.mdJul 18, 2026, 2:42:34 AM9.81 KiB
simulation.outJul 18, 2026, 2:42:36 AM201.33 KiB