Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 19, 2026, 2:42:12 AM30 B
build_digilent_arty_a7_100t.tclJul 19, 2026, 2:44:35 AM3.30 KiB
clockInfo.txtJul 19, 2026, 2:46:04 AM375 B
digilent_arty_a7_100t.bitJul 19, 2026, 2:47:24 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 19, 2026, 2:46:24 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 19, 2026, 2:46:24 AM18.90 KiB
digilent_arty_a7_drc.rptJul 19, 2026, 2:47:03 AM9.43 KiB
digilent_arty_a7_io.rptJul 19, 2026, 2:46:24 AM96.81 KiB
digilent_arty_a7_power.rptJul 19, 2026, 2:47:04 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 19, 2026, 2:47:01 AM651 B
digilent_arty_a7_timing.rptJul 19, 2026, 2:47:03 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 19, 2026, 2:46:23 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 19, 2026, 2:46:24 AM10.74 KiB
LICENSEJul 19, 2026, 2:42:12 AM11.09 KiB
processor_ci_defines.vhJul 19, 2026, 2:44:35 AM300 B
README.mdJul 19, 2026, 2:42:12 AM9.81 KiB
simulation.outJul 19, 2026, 2:42:14 AM201.33 KiB