Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreSep 3, 2026, 2:41:45 AM30 B
build_digilent_arty_a7_100t.tclSep 3, 2026, 2:44:05 AM3.30 KiB
clockInfo.txtSep 3, 2026, 2:45:27 AM375 B
digilent_arty_a7_100t.bitSep 3, 2026, 2:46:45 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 3, 2026, 2:45:38 AM22.33 KiB
digilent_arty_a7_control_sets.rptSep 3, 2026, 2:45:37 AM18.90 KiB
digilent_arty_a7_drc.rptSep 3, 2026, 2:46:23 AM9.43 KiB
digilent_arty_a7_io.rptSep 3, 2026, 2:45:37 AM96.81 KiB
digilent_arty_a7_power.rptSep 3, 2026, 2:46:25 AM8.74 KiB
digilent_arty_a7_route_status.rptSep 3, 2026, 2:46:22 AM651 B
digilent_arty_a7_timing.rptSep 3, 2026, 2:46:24 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 3, 2026, 2:45:37 AM7.30 KiB
digilent_arty_a7_utilization_place.rptSep 3, 2026, 2:45:37 AM10.74 KiB
LICENSESep 3, 2026, 2:41:45 AM11.09 KiB
processor_ci_defines.vhSep 3, 2026, 2:44:05 AM300 B
README.mdSep 3, 2026, 2:41:45 AM9.81 KiB
simulation.outSep 3, 2026, 2:41:47 AM201.33 KiB