Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreAug 27, 2026, 2:41:59 AM30 B
build_digilent_arty_a7_100t.tclAug 27, 2026, 2:44:39 AM3.30 KiB
clockInfo.txtAug 27, 2026, 2:46:04 AM375 B
digilent_arty_a7_100t.bitAug 27, 2026, 2:47:14 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 27, 2026, 2:46:14 AM22.33 KiB
digilent_arty_a7_control_sets.rptAug 27, 2026, 2:46:14 AM18.90 KiB
digilent_arty_a7_drc.rptAug 27, 2026, 2:46:52 AM9.43 KiB
digilent_arty_a7_io.rptAug 27, 2026, 2:46:14 AM96.81 KiB
digilent_arty_a7_power.rptAug 27, 2026, 2:46:54 AM8.74 KiB
digilent_arty_a7_route_status.rptAug 27, 2026, 2:46:51 AM651 B
digilent_arty_a7_timing.rptAug 27, 2026, 2:46:53 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 27, 2026, 2:46:14 AM7.30 KiB
digilent_arty_a7_utilization_place.rptAug 27, 2026, 2:46:14 AM10.74 KiB
LICENSEAug 27, 2026, 2:41:59 AM11.09 KiB
processor_ci_defines.vhAug 27, 2026, 2:44:39 AM300 B
README.mdAug 27, 2026, 2:41:59 AM9.81 KiB
simulation.outAug 27, 2026, 2:42:01 AM201.33 KiB