Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 8, 2026, 2:41:56 AM30 B
build_digilent_arty_a7_100t.tclJul 8, 2026, 2:42:13 AM3.30 KiB
clockInfo.txtJul 8, 2026, 2:43:50 AM375 B
digilent_arty_a7_100t.bitJul 8, 2026, 2:45:00 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 8, 2026, 2:44:02 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 8, 2026, 2:44:01 AM18.90 KiB
digilent_arty_a7_drc.rptJul 8, 2026, 2:44:39 AM9.43 KiB
digilent_arty_a7_io.rptJul 8, 2026, 2:44:01 AM96.81 KiB
digilent_arty_a7_power.rptJul 8, 2026, 2:44:41 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 8, 2026, 2:44:38 AM651 B
digilent_arty_a7_timing.rptJul 8, 2026, 2:44:40 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 8, 2026, 2:44:01 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 8, 2026, 2:44:01 AM10.74 KiB
LICENSEJul 8, 2026, 2:41:56 AM11.09 KiB
processor_ci_defines.vhJul 8, 2026, 2:42:13 AM300 B
README.mdJul 8, 2026, 2:41:56 AM9.81 KiB
simulation.outJul 8, 2026, 2:41:58 AM201.33 KiB