Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 7, 2026, 2:42:05 AM30 B
build_digilent_arty_a7_100t.tclJul 7, 2026, 2:44:28 AM3.30 KiB
clockInfo.txtJul 7, 2026, 2:46:01 AM375 B
digilent_arty_a7_100t.bitJul 7, 2026, 2:47:10 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 7, 2026, 2:46:11 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 7, 2026, 2:46:10 AM18.90 KiB
digilent_arty_a7_drc.rptJul 7, 2026, 2:46:48 AM9.43 KiB
digilent_arty_a7_io.rptJul 7, 2026, 2:46:10 AM96.81 KiB
digilent_arty_a7_power.rptJul 7, 2026, 2:46:50 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 7, 2026, 2:46:47 AM651 B
digilent_arty_a7_timing.rptJul 7, 2026, 2:46:49 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 7, 2026, 2:46:10 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 7, 2026, 2:46:10 AM10.74 KiB
LICENSEJul 7, 2026, 2:42:05 AM11.09 KiB
processor_ci_defines.vhJul 7, 2026, 2:44:28 AM300 B
README.mdJul 7, 2026, 2:42:05 AM9.81 KiB
simulation.outJul 7, 2026, 2:42:07 AM201.33 KiB