Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jul  3 22:46:08 2026
| Host         : 685a421e500f running 64-bit unknown
| Command      : report_control_sets -verbose -file digilent_arty_a7_control_sets.rpt
| Design       : fpga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           75 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             445 |          180 |
| Yes          | No                    | No                     |             163 |           43 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |             908 |          285 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                            |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_tx/txd_reg_i_2_n_0                    | ptop/u_Controller/Uart/i_uart_tx/txd_reg_i_1_n_0             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                     |                                                              |                1 |              1 |         1.00 |
|  clk_o_BUFG    | ResetBootSystem/counter                                             |                                                              |                1 |              4 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_tx/E[0]                               |                                                              |                1 |              4 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_tx/bit_counter[3]_i_2__0_n_0          | ptop/u_Controller/Uart/i_uart_tx/bit_counter[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_core      | ptop/u_tinyriscv/u_div/state[3]_i_1__0_n_0                          | ptop/u_Controller/Interpreter/rst_core                       |                2 |              4 |         2.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_rx/next_bit                           | ptop/u_Controller/Uart/i_uart_rx/bit_counter[3]_i_1__0_n_0   |                1 |              4 |         4.00 |
|  clk_core      | ptop/u_tinyriscv/u_if_id/inst_ff/csr_state_reg[0][0]                | ptop/u_Controller/Interpreter/rst_core                       |                1 |              5 |         5.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/return_state                          | ResetBootSystem/rst_o_reg_0                                  |                3 |              5 |         1.67 |
|  clk_core      |                                                                     | ptop/u_tinyriscv/u_if_id/inst_ff/qout_r_reg[6]_0             |                2 |              5 |         2.50 |
|  clk_o_BUFG    |                                                                     |                                                              |                4 |              6 |         1.50 |
|  clk_core      |                                                                     | ptop/u_tinyriscv/u_if_id/inst_ff/qout_r_reg[14]_0            |                2 |              6 |         3.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_tx/data_to_send[6]_i_1_n_0            | ResetBootSystem/rst_o_reg_0                                  |                2 |              7 |         3.50 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_rx/E[0]                               | ResetBootSystem/rst_o_reg_0                                  |                2 |              8 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/accumulator[7]_i_1_n_0                | ResetBootSystem/rst_o_reg_0                                  |                2 |              8 |         4.00 |
|  clk_core      |                                                                     | ptop/u_tinyriscv/u_if_id/inst_ff/qout_r_reg[31]_6            |                3 |              8 |         2.67 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/counter                               | ResetBootSystem/rst_o_reg_0                                  |                3 |              8 |         2.67 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/uart_tx_en                                   | ResetBootSystem/rst_o_reg_0                                  |                1 |              8 |         8.00 |
|  clk_core      | ptop/u_tinyriscv/u_div/E[0]                                         | ptop/u_Controller/Interpreter/rst_core                       |                4 |              8 |         2.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/tx_fifo/FSM_sequential_state_write_reg[2][0] | ResetBootSystem/rst_o_reg_0                                  |                2 |              8 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_rx/recieved_data0                     | ptop/u_Controller/Uart/i_uart_rx/recieved_data[7]_i_1_n_0    |                3 |              8 |         2.67 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_rx/uart_rx_data[7]_i_1_n_0            | ResetBootSystem/rst_o_reg_0                                  |                1 |              8 |         8.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_tx/txd_reg_i_2_n_0                    | ResetBootSystem/SR[0]                                        |                2 |             10 |         5.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/i_uart_rx/cycle_counter0                     | ptop/u_Controller/Uart/i_uart_rx/cycle_counter[9]_i_1__0_n_0 |                3 |             10 |         3.33 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/rx_fifo/read_ptr0                            | ResetBootSystem/rst_o_reg_0                                  |                3 |             11 |         3.67 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/tx_fifo/read_ptr[2]_i_1_n_0                  | ResetBootSystem/rst_o_reg_0                                  |                3 |             11 |         3.67 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/rx_fifo/memory_reg_0_7_0_5_i_1__0_n_0        |                                                              |                2 |             12 |         6.00 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/tx_fifo/memory_reg_0_7_0_5_i_1_n_0           |                                                              |                2 |             12 |         6.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/address[31]_i_1_n_0                   |                                                              |                4 |             12 |         3.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/timeout                               | ResetBootSystem/rst_o_reg_0                                  |               10 |             24 |         2.40 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/num_of_pages                          | ResetBootSystem/rst_o_reg_0                                  |                5 |             24 |         4.80 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/memory_page_number[23]_i_2_n_0        | ptop/u_Controller/Interpreter/memory_page_number[23]_i_1_n_0 |                7 |             24 |         3.43 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/accumulator0                          | ResetBootSystem/rst_o_reg_0                                  |                5 |             24 |         4.80 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/num_of_cycles_to_pulse[23]_i_1_n_0    |                                                              |                8 |             24 |         3.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/read_buffer                           | ResetBootSystem/rst_o_reg_0                                  |               11 |             32 |         2.91 |
|  clk_o_BUFG    | ptop/u_Controller/ClkDivider/pulse_counter[0]_i_1_n_0               | ResetBootSystem/rst_o_reg_0                                  |                8 |             32 |         4.00 |
|  clk_core      | ptop/u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[1]_2[0]            | ptop/u_Controller/Interpreter/rst_core                       |               13 |             32 |         2.46 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/communication_buffer[31]_i_1_n_0      | ResetBootSystem/rst_o_reg_0                                  |                9 |             32 |         3.56 |
|  clk_core      | ptop/u_tinyriscv/u_id_ex/csr_waddr_ff/E[0]                          | ptop/u_Controller/Interpreter/rst_core                       |                6 |             32 |         5.33 |
|  clk_core      | ptop/u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[1]_0[0]            | ptop/u_Controller/Interpreter/rst_core                       |                9 |             32 |         3.56 |
|  clk_core      | ptop/u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[0]_0[0]            | ptop/u_Controller/Interpreter/rst_core                       |               11 |             32 |         2.91 |
|  clk_core      | ptop/u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[1]_3[0]            | ptop/u_Controller/Interpreter/rst_core                       |               12 |             32 |         2.67 |
|  clk_core      | ptop/u_tinyriscv/u_id_ex/csr_waddr_ff/qout_r_reg[1]_1[0]            | ptop/u_Controller/Interpreter/rst_core                       |               11 |             32 |         2.91 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/tx_fifo/E[0]                                 | ResetBootSystem/rst_o_reg_0                                  |                5 |             32 |         6.40 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/timeout_counter                       | ResetBootSystem/rst_o_reg_0                                  |                6 |             32 |         5.33 |
|  clk_core      | ptop/u_tinyriscv/u_if_id/inst_ff/E[0]                               | ptop/u_Controller/Interpreter/rst_core                       |               11 |             32 |         2.91 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/communication_write_data[31]_i_1_n_0  |                                                              |                6 |             32 |         5.33 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/write_data[31]_i_1_n_0                |                                                              |               11 |             32 |         2.91 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/end_position[31]_i_1_n_0              | ResetBootSystem/rst_o_reg_0                                  |                6 |             32 |         5.33 |
|  clk_core      | ptop/u_tinyriscv/u_div/divisor_r[31]_i_1_n_0                        | ptop/u_Controller/Interpreter/rst_core                       |               16 |             32 |         2.00 |
|  clk_core      | ptop/u_tinyriscv/u_div/div_remain[31]_i_1_n_0                       | ptop/u_Controller/Interpreter/rst_core                       |               13 |             32 |         2.46 |
|  clk_core      | ptop/u_tinyriscv/u_div/dividend_r[31]_i_1_n_0                       | ptop/u_Controller/Interpreter/rst_core                       |               12 |             32 |         2.67 |
|  clk_o_BUFG    | ptop/u_Controller/Uart/rx_fifo/E[0]                                 | ResetBootSystem/rst_o_reg_0                                  |                6 |             32 |         5.33 |
|  clk_core      | ptop/u_tinyriscv/u_div/minuend[31]_i_1_n_0                          | ptop/u_Controller/Interpreter/rst_core                       |               13 |             32 |         2.46 |
|  clk_core      | ptop/u_tinyriscv/u_div/result_o[31]_i_1_n_0                         | ptop/u_Controller/Interpreter/rst_core                       |               16 |             33 |         2.06 |
|  clk_core      | ptop/u_tinyriscv/u_clint/p_1_in[2]                                  | ptop/u_Controller/Interpreter/rst_core                       |               10 |             36 |         3.60 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/num_of_positions[23]_i_1_n_0          |                                                              |               12 |             55 |         4.58 |
|  clk_core      | ptop/u_tinyriscv/u_div/count[30]_i_1_n_0                            | ptop/u_Controller/Interpreter/rst_core                       |               22 |             63 |         2.86 |
|  clk_o_BUFG    |                                                                     | ResetBootSystem/rst_o_reg_0                                  |               42 |            117 |         2.79 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_4                        |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_tinyriscv/u_id_ex/inst_ff/int_assert_o_reg_rep__0_6          |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_tinyriscv/u_id_ex/inst_ff/int_assert_o_reg_rep__0_7          |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_tinyriscv/u_id_ex/inst_ff/address_reg[31]_0                  |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_tinyriscv/u_id_ex/inst_ff/address_reg[31]                    |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_0                        |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]                          |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_1                        |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_2                        |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_6                        |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_5                        |                                                              |               32 |            128 |         4.00 |
|  clk_o_BUFG    | ptop/u_Controller/Interpreter/pc_o_reg[12]_3                        |                                                              |               32 |            128 |         4.00 |
|  clk_core      | ptop/u_Controller/Interpreter/core_reset_reg_0                      |                                                              |               17 |            132 |         7.76 |
|  clk_core      |                                                                     | ptop/u_Controller/Interpreter/rst_core                       |               58 |            137 |         2.36 |
|  clk_core      |                                                                     |                                                              |               70 |            139 |         1.99 |
|  clk_core      |                                                                     | ptop/u_tinyriscv/u_if_id/inst_ff/core_reset_reg              |               73 |            172 |         2.36 |
+----------------+---------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


