Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreJul 3, 2026, 2:42:21 AM30 B
build_digilent_arty_a7_100t.tclJul 3, 2026, 2:44:43 AM3.30 KiB
clockInfo.txtJul 3, 2026, 2:46:08 AM375 B
digilent_arty_a7_100t.bitJul 3, 2026, 2:47:16 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 3, 2026, 2:46:18 AM22.33 KiB
digilent_arty_a7_control_sets.rptJul 3, 2026, 2:46:17 AM18.90 KiB
digilent_arty_a7_drc.rptJul 3, 2026, 2:46:55 AM9.43 KiB
digilent_arty_a7_io.rptJul 3, 2026, 2:46:17 AM96.81 KiB
digilent_arty_a7_power.rptJul 3, 2026, 2:46:57 AM8.74 KiB
digilent_arty_a7_route_status.rptJul 3, 2026, 2:46:54 AM651 B
digilent_arty_a7_timing.rptJul 3, 2026, 2:46:56 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 3, 2026, 2:46:17 AM7.30 KiB
digilent_arty_a7_utilization_place.rptJul 3, 2026, 2:46:17 AM10.74 KiB
LICENSEJul 3, 2026, 2:42:21 AM11.09 KiB
processor_ci_defines.vhJul 3, 2026, 2:44:43 AM300 B
README.mdJul 3, 2026, 2:42:21 AM9.81 KiB
simulation.outJul 3, 2026, 2:42:23 AM201.33 KiB