Skip to content
[Jenkins]Jenkins
log in

Workspace

/ tinyriscv /
.git
.Xil
fpga
pic
rtl
sim
tb
tests
tmp_venv
tools
.gitignoreApr 15, 2026, 2:41:30 AM30 B
build_digilent_arty_a7_100t.tclApr 15, 2026, 2:44:01 AM3.30 KiB
clockInfo.txtApr 15, 2026, 2:45:22 AM375 B
digilent_arty_a7_100t.bitApr 15, 2026, 2:46:28 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptApr 15, 2026, 2:45:32 AM22.33 KiB
digilent_arty_a7_control_sets.rptApr 15, 2026, 2:45:31 AM18.90 KiB
digilent_arty_a7_drc.rptApr 15, 2026, 2:46:13 AM9.43 KiB
digilent_arty_a7_io.rptApr 15, 2026, 2:45:31 AM96.81 KiB
digilent_arty_a7_power.rptApr 15, 2026, 2:46:15 AM8.74 KiB
digilent_arty_a7_route_status.rptApr 15, 2026, 2:46:12 AM651 B
digilent_arty_a7_timing.rptApr 15, 2026, 2:46:14 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptApr 15, 2026, 2:45:31 AM7.30 KiB
digilent_arty_a7_utilization_place.rptApr 15, 2026, 2:45:31 AM10.74 KiB
LICENSEApr 15, 2026, 2:41:30 AM11.09 KiB
processor_ci_defines.vhApr 15, 2026, 2:44:01 AM300 B
README.mdApr 15, 2026, 2:41:30 AM9.81 KiB
simulation.outApr 15, 2026, 2:41:31 AM201.33 KiB