Skip to content
[Jenkins]Jenkins
log in

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclSep 7, 2026, 2:04:10 AM3.07 KiB
clockInfo.txtSep 7, 2026, 2:06:45 AM375 B
digilent_arty_a7_100t.bitSep 7, 2026, 2:08:28 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 7, 2026, 2:07:06 AM58.83 KiB
digilent_arty_a7_control_sets.rptSep 7, 2026, 2:07:04 AM70.99 KiB
digilent_arty_a7_drc.rptSep 7, 2026, 2:08:01 AM8.55 KiB
digilent_arty_a7_io.rptSep 7, 2026, 2:07:04 AM96.81 KiB
digilent_arty_a7_power.rptSep 7, 2026, 2:08:06 AM8.84 KiB
digilent_arty_a7_route_status.rptSep 7, 2026, 2:07:58 AM651 B
digilent_arty_a7_timing.rptSep 7, 2026, 2:08:02 AM47.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 7, 2026, 2:07:04 AM25.25 KiB
digilent_arty_a7_utilization_place.rptSep 7, 2026, 2:07:04 AM10.77 KiB
processor_ci_defines.vhSep 7, 2026, 2:04:10 AM300 B
README.mdSep 7, 2026, 2:04:03 AM421 B
src_files.ymlSep 7, 2026, 2:04:03 AM522 B