Skip to content
[Jenkins]Jenkins
log in

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclSep 12, 2026, 2:04:10 AM3.07 KiB
clockInfo.txtSep 12, 2026, 2:06:36 AM375 B
digilent_arty_a7_100t.bitSep 12, 2026, 2:08:18 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 12, 2026, 2:06:57 AM58.83 KiB
digilent_arty_a7_control_sets.rptSep 12, 2026, 2:06:55 AM70.99 KiB
digilent_arty_a7_drc.rptSep 12, 2026, 2:07:51 AM8.55 KiB
digilent_arty_a7_io.rptSep 12, 2026, 2:06:55 AM96.81 KiB
digilent_arty_a7_power.rptSep 12, 2026, 2:07:56 AM8.84 KiB
digilent_arty_a7_route_status.rptSep 12, 2026, 2:07:48 AM651 B
digilent_arty_a7_timing.rptSep 12, 2026, 2:07:52 AM47.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 12, 2026, 2:06:55 AM25.25 KiB
digilent_arty_a7_utilization_place.rptSep 12, 2026, 2:06:55 AM10.77 KiB
processor_ci_defines.vhSep 12, 2026, 2:04:10 AM300 B
README.mdSep 12, 2026, 2:04:03 AM421 B
src_files.ymlSep 12, 2026, 2:04:03 AM522 B