Skip to content
[Jenkins]Jenkins
log in

Workspace

/ F03x /
.git
.Xil
klessydra-f0-3th
build_digilent_arty_a7_100t.tclSep 9, 2026, 2:04:11 AM3.07 KiB
clockInfo.txtSep 9, 2026, 2:06:40 AM375 B
digilent_arty_a7_100t.bitSep 9, 2026, 2:08:23 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 9, 2026, 2:07:00 AM58.83 KiB
digilent_arty_a7_control_sets.rptSep 9, 2026, 2:06:59 AM70.99 KiB
digilent_arty_a7_drc.rptSep 9, 2026, 2:07:55 AM8.55 KiB
digilent_arty_a7_io.rptSep 9, 2026, 2:06:59 AM96.81 KiB
digilent_arty_a7_power.rptSep 9, 2026, 2:08:00 AM8.84 KiB
digilent_arty_a7_route_status.rptSep 9, 2026, 2:07:53 AM651 B
digilent_arty_a7_timing.rptSep 9, 2026, 2:07:57 AM47.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 9, 2026, 2:06:58 AM25.25 KiB
digilent_arty_a7_utilization_place.rptSep 9, 2026, 2:06:59 AM10.77 KiB
processor_ci_defines.vhSep 9, 2026, 2:04:11 AM300 B
README.mdSep 9, 2026, 2:04:04 AM421 B
src_files.ymlSep 9, 2026, 2:04:04 AM522 B