Skip to content
[Jenkins]Jenkins
log in

Workspace

/ Pequeno-Risco-5 /
.git
.github
.Xil
docs
fpga
software
src
tests
.gitattributesSep 7, 2026, 4:55:03 AM29 B
.gitignoreSep 7, 2026, 4:55:03 AM21 B
build_digilent_arty_a7_100t.tclSep 7, 2026, 4:55:10 AM3.07 KiB
clockInfo.txtSep 7, 2026, 4:56:07 AM375 B
digilent_arty_a7_100t.bitSep 7, 2026, 4:57:02 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 7, 2026, 4:56:11 AM16.56 KiB
digilent_arty_a7_control_sets.rptSep 7, 2026, 4:56:11 AM12.95 KiB
digilent_arty_a7_drc.rptSep 7, 2026, 4:56:43 AM2.34 KiB
digilent_arty_a7_io.rptSep 7, 2026, 4:56:11 AM96.81 KiB
digilent_arty_a7_power.rptSep 7, 2026, 4:56:44 AM8.59 KiB
digilent_arty_a7_route_status.rptSep 7, 2026, 4:56:42 AM651 B
digilent_arty_a7_timing.rptSep 7, 2026, 4:56:43 AM18.47 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 7, 2026, 4:56:11 AM3.22 KiB
digilent_arty_a7_utilization_place.rptSep 7, 2026, 4:56:11 AM10.57 KiB
LICENSESep 7, 2026, 4:55:03 AM1.05 KiB
processor_ci_defines.vhSep 7, 2026, 4:55:10 AM300 B
README.mdSep 7, 2026, 4:55:03 AM2.08 KiB