Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclJul 29, 2026, 2:11:32 AM3.02 KiB
clockInfo.txtJul 29, 2026, 2:13:02 AM375 B
digilent_arty_a7_100t.bitJul 29, 2026, 2:14:13 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 29, 2026, 2:13:14 AM21.28 KiB
digilent_arty_a7_control_sets.rptJul 29, 2026, 2:13:13 AM19.69 KiB
digilent_arty_a7_drc.rptJul 29, 2026, 2:13:52 AM19.75 KiB
digilent_arty_a7_io.rptJul 29, 2026, 2:13:13 AM96.81 KiB
digilent_arty_a7_power.rptJul 29, 2026, 2:13:54 AM8.85 KiB
digilent_arty_a7_route_status.rptJul 29, 2026, 2:13:50 AM651 B
digilent_arty_a7_timing.rptJul 29, 2026, 2:13:52 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 29, 2026, 2:13:13 AM5.05 KiB
digilent_arty_a7_utilization_place.rptJul 29, 2026, 2:13:13 AM10.87 KiB
LICENSEJul 29, 2026, 2:09:12 AM11.09 KiB
processor_ci_defines.vhJul 29, 2026, 2:11:32 AM300 B
README.mdJul 29, 2026, 2:09:12 AM1.24 KiB
rpu_core_diagram.pngJul 29, 2026, 2:09:12 AM87.03 KiB