Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclSep 17, 2026, 2:11:23 AM3.02 KiB
clockInfo.txtSep 17, 2026, 2:12:51 AM375 B
digilent_arty_a7_100t.bitSep 17, 2026, 2:13:58 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 17, 2026, 2:13:00 AM21.28 KiB
digilent_arty_a7_control_sets.rptSep 17, 2026, 2:12:59 AM19.69 KiB
digilent_arty_a7_drc.rptSep 17, 2026, 2:13:37 AM19.75 KiB
digilent_arty_a7_io.rptSep 17, 2026, 2:12:59 AM96.81 KiB
digilent_arty_a7_power.rptSep 17, 2026, 2:13:39 AM8.85 KiB
digilent_arty_a7_route_status.rptSep 17, 2026, 2:13:36 AM651 B
digilent_arty_a7_timing.rptSep 17, 2026, 2:13:38 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 17, 2026, 2:12:59 AM5.05 KiB
digilent_arty_a7_utilization_place.rptSep 17, 2026, 2:12:59 AM10.87 KiB
LICENSESep 17, 2026, 2:09:01 AM11.09 KiB
processor_ci_defines.vhSep 17, 2026, 2:11:23 AM300 B
README.mdSep 17, 2026, 2:09:01 AM1.24 KiB
rpu_core_diagram.pngSep 17, 2026, 2:09:01 AM87.03 KiB