Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclJul 19, 2026, 2:11:20 AM3.02 KiB
clockInfo.txtJul 19, 2026, 2:12:48 AM375 B
digilent_arty_a7_100t.bitJul 19, 2026, 2:13:54 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 19, 2026, 2:12:57 AM21.28 KiB
digilent_arty_a7_control_sets.rptJul 19, 2026, 2:12:56 AM19.69 KiB
digilent_arty_a7_drc.rptJul 19, 2026, 2:13:33 AM19.75 KiB
digilent_arty_a7_io.rptJul 19, 2026, 2:12:56 AM96.81 KiB
digilent_arty_a7_power.rptJul 19, 2026, 2:13:35 AM8.85 KiB
digilent_arty_a7_route_status.rptJul 19, 2026, 2:13:32 AM651 B
digilent_arty_a7_timing.rptJul 19, 2026, 2:13:34 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 19, 2026, 2:12:56 AM5.05 KiB
digilent_arty_a7_utilization_place.rptJul 19, 2026, 2:12:56 AM10.87 KiB
LICENSEJul 19, 2026, 2:08:44 AM11.09 KiB
processor_ci_defines.vhJul 19, 2026, 2:11:20 AM300 B
README.mdJul 19, 2026, 2:08:44 AM1.24 KiB
rpu_core_diagram.pngJul 19, 2026, 2:08:44 AM87.03 KiB