Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclAug 2, 2026, 2:11:07 AM3.02 KiB
clockInfo.txtAug 2, 2026, 2:12:35 AM375 B
digilent_arty_a7_100t.bitAug 2, 2026, 2:13:46 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 2, 2026, 2:12:46 AM21.28 KiB
digilent_arty_a7_control_sets.rptAug 2, 2026, 2:12:46 AM19.69 KiB
digilent_arty_a7_drc.rptAug 2, 2026, 2:13:25 AM19.75 KiB
digilent_arty_a7_io.rptAug 2, 2026, 2:12:46 AM96.81 KiB
digilent_arty_a7_power.rptAug 2, 2026, 2:13:27 AM8.85 KiB
digilent_arty_a7_route_status.rptAug 2, 2026, 2:13:24 AM651 B
digilent_arty_a7_timing.rptAug 2, 2026, 2:13:26 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 2, 2026, 2:12:45 AM5.05 KiB
digilent_arty_a7_utilization_place.rptAug 2, 2026, 2:12:45 AM10.87 KiB
LICENSEAug 2, 2026, 2:10:01 AM11.09 KiB
processor_ci_defines.vhAug 2, 2026, 2:11:07 AM300 B
README.mdAug 2, 2026, 2:10:01 AM1.24 KiB
rpu_core_diagram.pngAug 2, 2026, 2:10:01 AM87.03 KiB