Skip to content
[Jenkins]Jenkins
log in

Workspace

/ RPU /
.git
.Xil
tests
vhdl
build_digilent_arty_a7_100t.tclSep 2, 2026, 2:12:39 AM3.02 KiB
clockInfo.txtSep 2, 2026, 2:14:08 AM375 B
digilent_arty_a7_100t.bitSep 2, 2026, 2:15:16 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 2, 2026, 2:14:17 AM21.28 KiB
digilent_arty_a7_control_sets.rptSep 2, 2026, 2:14:16 AM19.69 KiB
digilent_arty_a7_drc.rptSep 2, 2026, 2:14:54 AM19.75 KiB
digilent_arty_a7_io.rptSep 2, 2026, 2:14:16 AM96.81 KiB
digilent_arty_a7_power.rptSep 2, 2026, 2:14:56 AM8.85 KiB
digilent_arty_a7_route_status.rptSep 2, 2026, 2:14:53 AM651 B
digilent_arty_a7_timing.rptSep 2, 2026, 2:14:55 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 2, 2026, 2:14:16 AM5.05 KiB
digilent_arty_a7_utilization_place.rptSep 2, 2026, 2:14:16 AM10.87 KiB
LICENSESep 2, 2026, 2:10:17 AM11.09 KiB
processor_ci_defines.vhSep 2, 2026, 2:12:39 AM300 B
README.mdSep 2, 2026, 2:10:17 AM1.24 KiB
rpu_core_diagram.pngSep 2, 2026, 2:10:17 AM87.03 KiB