Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesJul 30, 2026, 5:44:11 AM378 B
.gitignoreJul 30, 2026, 5:44:11 AM315 B
build_digilent_arty_a7_100t.tclJul 30, 2026, 5:45:23 AM3.70 KiB
clockInfo.txtJul 30, 2026, 5:49:11 AM375 B
digilent_arty_a7_100t.bitJul 30, 2026, 5:51:53 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 30, 2026, 5:49:53 AM24.11 KiB
digilent_arty_a7_control_sets.rptJul 30, 2026, 5:49:50 AM25.04 KiB
digilent_arty_a7_drc.rptJul 30, 2026, 5:51:11 AM2.34 KiB
digilent_arty_a7_io.rptJul 30, 2026, 5:49:50 AM96.81 KiB
digilent_arty_a7_power.rptJul 30, 2026, 5:51:25 AM9.05 KiB
digilent_arty_a7_route_status.rptJul 30, 2026, 5:51:07 AM651 B
digilent_arty_a7_timing.rptJul 30, 2026, 5:51:12 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 30, 2026, 5:49:49 AM5.86 KiB
digilent_arty_a7_utilization_place.rptJul 30, 2026, 5:49:50 AM10.71 KiB
processor_ci_defines.vhJul 30, 2026, 5:45:23 AM300 B
README.mdJul 30, 2026, 5:44:11 AM5.95 KiB