Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesSep 16, 2026, 5:44:20 AM378 B
.gitignoreSep 16, 2026, 5:44:20 AM315 B
build_digilent_arty_a7_100t.tclSep 16, 2026, 5:45:30 AM3.70 KiB
clockInfo.txtSep 16, 2026, 5:49:17 AM375 B
digilent_arty_a7_100t.bitSep 16, 2026, 5:51:51 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 16, 2026, 5:49:57 AM24.11 KiB
digilent_arty_a7_control_sets.rptSep 16, 2026, 5:49:54 AM25.04 KiB
digilent_arty_a7_drc.rptSep 16, 2026, 5:51:12 AM2.34 KiB
digilent_arty_a7_io.rptSep 16, 2026, 5:49:54 AM96.81 KiB
digilent_arty_a7_power.rptSep 16, 2026, 5:51:24 AM9.05 KiB
digilent_arty_a7_route_status.rptSep 16, 2026, 5:51:07 AM651 B
digilent_arty_a7_timing.rptSep 16, 2026, 5:51:13 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 16, 2026, 5:49:53 AM5.86 KiB
digilent_arty_a7_utilization_place.rptSep 16, 2026, 5:49:54 AM10.71 KiB
processor_ci_defines.vhSep 16, 2026, 5:45:30 AM300 B
README.mdSep 16, 2026, 5:44:20 AM5.95 KiB