Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesSep 12, 2026, 5:44:05 AM378 B
.gitignoreSep 12, 2026, 5:44:05 AM315 B
build_digilent_arty_a7_100t.tclSep 12, 2026, 5:44:15 AM3.70 KiB
clockInfo.txtSep 12, 2026, 5:48:13 AM375 B
digilent_arty_a7_100t.bitSep 12, 2026, 5:50:51 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 12, 2026, 5:48:53 AM24.11 KiB
digilent_arty_a7_control_sets.rptSep 12, 2026, 5:48:51 AM25.04 KiB
digilent_arty_a7_drc.rptSep 12, 2026, 5:50:11 AM2.34 KiB
digilent_arty_a7_io.rptSep 12, 2026, 5:48:50 AM96.81 KiB
digilent_arty_a7_power.rptSep 12, 2026, 5:50:23 AM9.05 KiB
digilent_arty_a7_route_status.rptSep 12, 2026, 5:50:06 AM651 B
digilent_arty_a7_timing.rptSep 12, 2026, 5:50:12 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 12, 2026, 5:48:50 AM5.86 KiB
digilent_arty_a7_utilization_place.rptSep 12, 2026, 5:48:50 AM10.71 KiB
processor_ci_defines.vhSep 12, 2026, 5:44:15 AM300 B
README.mdSep 12, 2026, 5:44:05 AM5.95 KiB