Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesJul 16, 2026, 5:44:12 AM378 B
.gitignoreJul 16, 2026, 5:44:12 AM315 B
build_digilent_arty_a7_100t.tclJul 16, 2026, 5:45:39 AM3.70 KiB
clockInfo.txtJul 16, 2026, 5:49:40 AM375 B
digilent_arty_a7_100t.bitJul 16, 2026, 5:52:17 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptJul 16, 2026, 5:50:20 AM24.11 KiB
digilent_arty_a7_control_sets.rptJul 16, 2026, 5:50:17 AM25.04 KiB
digilent_arty_a7_drc.rptJul 16, 2026, 5:51:35 AM2.34 KiB
digilent_arty_a7_io.rptJul 16, 2026, 5:50:17 AM96.81 KiB
digilent_arty_a7_power.rptJul 16, 2026, 5:51:48 AM9.05 KiB
digilent_arty_a7_route_status.rptJul 16, 2026, 5:51:31 AM651 B
digilent_arty_a7_timing.rptJul 16, 2026, 5:51:36 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptJul 16, 2026, 5:50:16 AM5.86 KiB
digilent_arty_a7_utilization_place.rptJul 16, 2026, 5:50:17 AM10.71 KiB
processor_ci_defines.vhJul 16, 2026, 5:45:39 AM300 B
README.mdJul 16, 2026, 5:44:12 AM5.95 KiB