Skip to content
[Jenkins]Jenkins
log in

Workspace

/ SuperScalar-RISCV-CPU /
.git
.Xil
rtl
scr1
ssrv-on-scr1
testbench
wiki
.gitattributesAug 30, 2026, 5:44:05 AM378 B
.gitignoreAug 30, 2026, 5:44:05 AM315 B
build_digilent_arty_a7_100t.tclAug 30, 2026, 5:44:11 AM3.70 KiB
clockInfo.txtAug 30, 2026, 5:48:17 AM375 B
digilent_arty_a7_100t.bitAug 30, 2026, 5:50:58 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptAug 30, 2026, 5:48:59 AM24.11 KiB
digilent_arty_a7_control_sets.rptAug 30, 2026, 5:48:56 AM25.04 KiB
digilent_arty_a7_drc.rptAug 30, 2026, 5:50:17 AM2.34 KiB
digilent_arty_a7_io.rptAug 30, 2026, 5:48:56 AM96.81 KiB
digilent_arty_a7_power.rptAug 30, 2026, 5:50:30 AM9.05 KiB
digilent_arty_a7_route_status.rptAug 30, 2026, 5:50:13 AM651 B
digilent_arty_a7_timing.rptAug 30, 2026, 5:50:18 AM22.74 KiB
digilent_arty_a7_utilization_hierarchical_place.rptAug 30, 2026, 5:48:55 AM5.86 KiB
digilent_arty_a7_utilization_place.rptAug 30, 2026, 5:48:56 AM10.71 KiB
processor_ci_defines.vhAug 30, 2026, 5:44:11 AM300 B
README.mdAug 30, 2026, 5:44:05 AM5.95 KiB