Skip to content
[Jenkins]Jenkins
log in

Workspace

/ T02x /
.git
.Xil
klessydra-t0-2th
pics
build_digilent_arty_a7_100t.tclSep 7, 2026, 2:32:10 AM2.88 KiB
clockInfo.txtSep 7, 2026, 2:35:03 AM375 B
digilent_arty_a7_100t.bitSep 7, 2026, 2:36:33 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 7, 2026, 2:35:20 AM49.74 KiB
digilent_arty_a7_control_sets.rptSep 7, 2026, 2:35:19 AM60.60 KiB
digilent_arty_a7_drc.rptSep 7, 2026, 2:36:08 AM3.42 KiB
digilent_arty_a7_io.rptSep 7, 2026, 2:35:19 AM96.81 KiB
digilent_arty_a7_power.rptSep 7, 2026, 2:36:12 AM8.76 KiB
digilent_arty_a7_route_status.rptSep 7, 2026, 2:36:06 AM651 B
digilent_arty_a7_timing.rptSep 7, 2026, 2:36:09 AM64.14 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 7, 2026, 2:35:19 AM4.69 KiB
digilent_arty_a7_utilization_place.rptSep 7, 2026, 2:35:19 AM10.73 KiB
processor_ci_defines.vhSep 7, 2026, 2:32:10 AM300 B
README.mdSep 7, 2026, 2:32:03 AM1.50 KiB
src_files.ymlSep 7, 2026, 2:32:03 AM434 B