Skip to content
[Jenkins]Jenkins
log in

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclSep 9, 2026, 2:17:18 AM2.98 KiB
clockInfo.txtSep 9, 2026, 2:19:21 AM375 B
digilent_arty_a7_100t.bitSep 9, 2026, 2:21:00 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 9, 2026, 2:19:41 AM56.49 KiB
digilent_arty_a7_control_sets.rptSep 9, 2026, 2:19:40 AM78.78 KiB
digilent_arty_a7_drc.rptSep 9, 2026, 2:20:34 AM4.93 KiB
digilent_arty_a7_io.rptSep 9, 2026, 2:19:40 AM96.81 KiB
digilent_arty_a7_power.rptSep 9, 2026, 2:20:38 AM8.76 KiB
digilent_arty_a7_route_status.rptSep 9, 2026, 2:20:32 AM651 B
digilent_arty_a7_timing.rptSep 9, 2026, 2:20:35 AM74.41 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 9, 2026, 2:19:39 AM4.69 KiB
digilent_arty_a7_utilization_place.rptSep 9, 2026, 2:19:40 AM10.73 KiB
processor_ci_defines.vhSep 9, 2026, 2:17:18 AM300 B
README.mdSep 9, 2026, 2:17:06 AM1.37 KiB
src_files.ymlSep 9, 2026, 2:17:06 AM434 B