Skip to content
[Jenkins]Jenkins
log in

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclSep 18, 2026, 2:17:18 AM2.98 KiB
clockInfo.txtSep 18, 2026, 2:19:24 AM375 B
digilent_arty_a7_100t.bitSep 18, 2026, 2:21:03 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 18, 2026, 2:19:44 AM56.49 KiB
digilent_arty_a7_control_sets.rptSep 18, 2026, 2:19:42 AM78.78 KiB
digilent_arty_a7_drc.rptSep 18, 2026, 2:20:36 AM4.93 KiB
digilent_arty_a7_io.rptSep 18, 2026, 2:19:42 AM96.81 KiB
digilent_arty_a7_power.rptSep 18, 2026, 2:20:40 AM8.76 KiB
digilent_arty_a7_route_status.rptSep 18, 2026, 2:20:34 AM651 B
digilent_arty_a7_timing.rptSep 18, 2026, 2:20:37 AM74.41 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 18, 2026, 2:19:42 AM4.69 KiB
digilent_arty_a7_utilization_place.rptSep 18, 2026, 2:19:42 AM10.73 KiB
processor_ci_defines.vhSep 18, 2026, 2:17:18 AM300 B
README.mdSep 18, 2026, 2:17:07 AM1.37 KiB
src_files.ymlSep 18, 2026, 2:17:07 AM434 B