Skip to content
[Jenkins]Jenkins
log in

Workspace

/ T03x /
.git
.Xil
klessydra-t0-3th
pics
build_digilent_arty_a7_100t.tclSep 25, 2026, 2:17:35 AM2.98 KiB
clockInfo.txtSep 25, 2026, 2:19:38 AM375 B
digilent_arty_a7_100t.bitSep 25, 2026, 2:21:16 AM3.65 MiB
digilent_arty_a7_clock_utilization.rptSep 25, 2026, 2:19:58 AM56.49 KiB
digilent_arty_a7_control_sets.rptSep 25, 2026, 2:19:56 AM78.78 KiB
digilent_arty_a7_drc.rptSep 25, 2026, 2:20:50 AM4.93 KiB
digilent_arty_a7_io.rptSep 25, 2026, 2:19:56 AM96.81 KiB
digilent_arty_a7_power.rptSep 25, 2026, 2:20:55 AM8.76 KiB
digilent_arty_a7_route_status.rptSep 25, 2026, 2:20:48 AM651 B
digilent_arty_a7_timing.rptSep 25, 2026, 2:20:51 AM74.41 KiB
digilent_arty_a7_utilization_hierarchical_place.rptSep 25, 2026, 2:19:56 AM4.69 KiB
digilent_arty_a7_utilization_place.rptSep 25, 2026, 2:19:56 AM10.73 KiB
processor_ci_defines.vhSep 25, 2026, 2:17:35 AM300 B
README.mdSep 25, 2026, 2:17:10 AM1.37 KiB
src_files.ymlSep 25, 2026, 2:17:10 AM434 B